

**CMSC 240 Principles of Computer Organization**  
**Spring 2021**  
**Exam 2**

This exam contains 7 Questions on pages numbered 1-9.

Please fill in all answers in the space provided in the form. Be sure to save your filled out exam as **LastFirst.pdf (e.g. CassidyKim.pdf)**. The exam should be e-mailed before the time mentioned in the email you received with this exam. No credit will be given for exams submitted late. Your Professor will confirm the receipt of the exam by e-mail.

All resources (textbook, class notes, completed labs and assignments, etc.) are permitted, but no assistance from another person. Please, refrain from web searching for answers (Google, etc.), it will mostly lead to wasted time and possibly misleading answers. If you copy anything directly from anywhere, please provide an appropriate citation of the source.

Good Luck!

**Declaration**

Sign the following statement **after** you have completed the examination by typing your name in the box provided. Your exam will **not be graded** without your signature:

I certify that my responses in this examination are solely the product of my own work and that I have fully abided by the Bryn Mawr College Academic Integrity policy and instructions stated above while taking this exam.

Name: \_\_\_\_\_

For administrative use only!

1	2	3	4	5	6	7	Total

**Question 1 (10 points)** For each of the following, either fill in the correct answer or answer **True** or **False** as appropriate:

1. Name of the basic circuit we have learned that is used to store 1-bit of information. \_\_\_\_\_

2. The unique number associated with each word in memory is called by this name. \_\_\_\_\_

3. The addressability of LC-3 is 2 bytes. (True/False) \_\_\_\_\_

4. Write the size of the address space of LC-3's memory. \_\_\_\_\_

5. The Gated D-Latch is a sequential logic circuit. (True/False) \_\_\_\_\_

6. Finite State Machines are implemented using Combinational Logic Circuits. (True/False) \_\_\_\_\_

7. The Finite State Machine of LC-3 is an asynchronous Finite State Machine \_\_\_\_\_

8. Flip-Flops help to synchronize with the system clock. (True/False) \_\_\_\_\_

9. What is another name for the Program Counter (or PC). \_\_\_\_\_

10. What is the word length of the LC-3 ALU? \_\_\_\_\_

**Question 2 (15 points)** Write short answers to each of the following.

**Part A:** In LC-3 what are **MAR** and **MDR**? What are they used for? How many bits are there in the **MAR** and **MDR**?

**Part B:** In LC-3 what are the condition code registers? How are they used?

**Part C:** In LC-3 what is the purpose of the **Instruction Register**?

**Question 3 (10 points)**

**Part A:** The LC-3 has 15 opcodes that define the instructions in its ISA. However, the instruction set charts of LC-3 (for example, see Figure 5.3 of your text) list 19 instructions. Explain.

**Part B:** For each of the following categories, name all the LC-3 instructions that fall in that category (Select from: **ADD, AND, Branch, Jump, Load, NOT, Store, HALT**):

<b>Operate Instructions</b>	
<b>Data Movement Instructions</b>	
<b>Control Instructions</b>	

**Question 4 (20 points)** For each of the following, decode each instruction by listing the following: the opcode, all operands, the addressing mode used, and the task it performs using symbolic names (e.g. **Load**, **ADD**, **R3**, **R2**, **#11**, **R2 = R2 + 3**, etc.):

**A.**

0	0	0	0	0	0	1	1	1	1	1	1	1	0	1	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Opcode: \_\_\_\_\_ Operands: \_\_\_\_\_

Addressing Mode: \_\_\_\_\_ Task: \_\_\_\_\_

**B.**

0	0	0	1	1	1	0	1	1	0	0	0	0	1	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Opcode: \_\_\_\_\_ Operands: \_\_\_\_\_

Addressing Mode: \_\_\_\_\_ Task: \_\_\_\_\_

**C.**

0	0	0	1	1	1	0	1	1	0	1	0	0	1	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Opcode: \_\_\_\_\_ Operands: \_\_\_\_\_

Addressing Mode: \_\_\_\_\_ Task: \_\_\_\_\_

**D.**

1	1	0	1	1	0	1	1	0	1	0	0	0	1	1	0
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Opcode: \_\_\_\_\_ Operands: \_\_\_\_\_

Addressing Mode: \_\_\_\_\_ Task: \_\_\_\_\_

**E.**

0	0	1	0	1	1	1	0	0	0	0	0	1	0	0	1
---	---	---	---	---	---	---	---	---	---	---	---	---	---	---	---

Opcode: \_\_\_\_\_ Operands: \_\_\_\_\_

Addressing Mode: \_\_\_\_\_ Task: \_\_\_\_\_

**Question 5 (10 points)** Encode each of the following tasks into **an** equivalent LC-3 instruction. Where needed, the address of the current instruction is provided.:

A.            **R6 = NOT(R6)**

B.            **x600A    R4 = M[x6000]**

C.            **R3 = M[R0]**

D.            **x600D    Branch if Positive x6008**

E.            **R5 = R5 - 3**

**Question 6 (15 points)** Write a sequence of LC-3 machine language instructions to accomplish the tasks given (use comments to indicate what each instruction does):

A.  $R7 = R3 - R0$

B.  $R7 = R6$

C.  $R7 = R7 * 2$

D. Swap the contents of **R6** and **R7**.

E.  $R7 = R1 + R2 + R3$

**Question 7 (20 points)** Write a complete LC-3 machine language program to perform integer division on two numbers, **A** and **B**. Assume that **A** is stored in location **x6000** and **B** is in **x6001**. The integer division should produce two results: a *quotient* (stored in **R0**) and a *remainder* (stored in **R1**). For example,

Suppose **A** = **22** and **B** = **7**. Then, after division **R0** will contain **3** and **R1** will contain **1**.

Suppose **A** = **51** and **B** = **9**. Then, after division **R0** will contain **5** and **R1** will contain **6**.

First, write the algorithm. Then, do register allocation. Then, write the algorithm again using registers and LC-3 equivalent instructions. Finally, code the entire program in LC3 machine language. Your program should be stored starting from memory location **x600A**.



